[1] M. Nagoga, S. Okhonin, C. Bassin, P. Fazan, W. Xiong, C. R. Cleavelin, T. Schulz, K. Schruefer, M. Gostkowski, P. Patruno, C. Maleville, “Retention characteristics of Zero-Capacitor RAM (Z-RAM) cell based on FinFET and Tri-Gate Devices,” IEEE. International SOI Conference Section #9, pp. 203–204, 2005.
[2] D. Fisch, R. Beffa, C. Bassin, “Soft Error performance of Z-RAM Floating Body Memory”, IEEE. International SOI Conference Proceedings, pp. 127–128, 2006.
[3] S. K. Moore, “Masters Of Memory”, IEEE Spectrum NA, pp. 45-49, January 2007
[4] A. Weber, A. Birner, W. Krautschneider, “Method of activation energy analysis and application to individual cells of 256Mb DRAM in 110nm technology”, Solid State Electronics 50 , pp. 613-619, 2006
[5] T. Hamamoto, S. Sugiura, S. Sawada, “On the retention time of dynamic random access memory (DRAM)”, IEEE Tranactions Electron Devices pp. 1300-1309, 2000
[6] K. Yamaguchi, “Theoretical study of deep-trap-assisted anomalous currents in worst-bit cells of dynamic random access memories (DRAM's)”, IEEE Tranactions Electron Devices, 47(4), pp. 774-780, 2000
[7] K. Saino, S. Horiba, S. Uchiyama, C. Hu, “Impact of Gate-Induced Drain Leakage current on the Tail distribution of DRAM data retention time”, IEEE IEDM TECH DIG, pp. 837-840, 2000
[8] J-H. Yi, “Off-State current model for tail mode retention time distribution of 256 Mb DRAM cell with negative wordline bias”, J Korean Phys Soc 45(5), pp. 1338-1342, 2004
[9] S-H. Gu, C-W. HSU, T. Wang, W-P. LU, Y-H. Ku, C-Y. LU, “Numerical simulation of bottom oxide thickness effect on charge retention in SONOS flash memory cells”, IEEE Transaction devices, Vol. 54, No. 1, pp. 90-97, January 2007
[10] S. Jin, M. Lee, J. Yi, J. Hoon Choi, D. Kang, Y. Park, H. Min, “A New Direct Evaluation Method to Obtain the Data Retention Time Distribution of DRAM,” IEEE Transactions on electron devices, vol. 53, No. 9, pp. 2344–2350, Mar. 2006.
[11] S. Jin, M. Lee, J. Yi, J. Hoon Choi, D. Kang, Y. Park, H. Min, “Prediction of Data Retention Time Distribution of DRAM by Physics-Based Statistical Simulation,” IEEE Transactions on electron devices, vol. 52, No. 19, pp. 2322–2429, Nov. 2005.
[12] R. Arghavani, N. Derhacobian, V. Banthia, M. Balseanu, N. Ingle, H. M'Saad, S. Venkataraman, E. Yieh, Z. Yuan, L-Q. Xia, Z. Kirvokapic, U. Aghoram, K. Mac Williams, and S. E. Thompson, “Strain Engineering to improve Data Retention Time in Nonvolatile Memory,” IEEE Transactions on electron devices, vol. 54, No. 2, pp. 362–365, Feb. 2007.
[13] J. Sarkar, S. Dey, D. Shahjerdi, K. Banerjee, “Vertical Flash Memory Cell with Nanocrystal Floating Gate for Ultradense integration and Good Retention,” IEEE Transactions on electron devices, vol. 28, No. 5, pp. 449–451, May. 2007.
[14] C. M. Compagnoni, A. S. Spinelli, A. L. Lacaita, “Experimental study of Data Retention in Nitride Memories by Temperature and Field Acceleration,” IEEE Electron Device Letter., vol. 28, No. 7, pp. 628–630, July. 2007.
[15] O. Ginez, J. M. Daga, P. Girard, C. Landrault, S. Pravossoudovitch , A. Virazel, “Retention and Reliability problems in embedded Flash Memories: Analysis and Test of Defective 2T-Flotox Tunnel Window,” 25th IEEE VLSI Test Symmposium (VTS'07) 2007.
[16] Y. Li, R. Huang, Y. Cai, F. Zhou, X. Shan, X. Zhang, Y. Wang,“A Novel Dual-Doping Floating-Gate (DDFG) Flash Memory Featuring Low Power and High Reliability Application,” IEEE Electron Device Letters, vol. 28, No. 7, pp. 622–624, July. 2007.
[17] R. Sarpeshkar, J. L. wyatt, C. Lu, P. D. Gerber, “Analysis of Mismatch Sensitivity in a Simultaneously Latched CMOS Sense Amplifier”, IEEE Transaction Circuits and systems-II: Analog And Digital Signal Processing , Vol. 39 No. 5, pp. 277-292, May 1992
[18] R. Sarpeshkar, J. L. wyatt, C. Lu, P. D. Gerber, “Mismatch Sensitivity of a Simultaneously Latched CMOS Sense Amplifie”, IEEE Journal of Solid-State Circuits, Vol. 26, No. 10, pp.1 413-1422, October 1991
[19] T. N. Blalock, R. C. Jaeger, “A High-Speed Sensing Scheme for 1T Dynamic RAM's Utilizing the Clamped Bit-Line Sense Amplifier”, IEEE Journal of Solid-State Circuits, Vol. 27, No. 4, pp.618-625, April 1992
[20] S. Aur, C. Duvvury, H. McAdams, C. Perrin, “Identification of DRAM Sense-Amplifier Imbalance Using Hot-Carrier Evaluation”, IEEE Journal of Solid-State Circuits, Vol. 27, No. 3, pp.451-453, March 1992
[21] S. Yuan, J. Liou, “An Optimal Latching Waveform Design For Dynamic Sense Amplifiers”, IEEE CH2819-, 1991
[22] S. Yuan, J. Liou, “An Optimal Latching Waveform Design For Dynamic Sense Amplifiers”, VLSITSA C3 pp. 90-93, 1991
[23] J-Y. Sim, H. Yoon, K-C. Chun, H-S. Lee, S-P. Hong, K-C. Lee, J-H. Yoo, D. Seo, S-I. Cho, “A 1.8-V 128-Mb Mobile DRAM With Double Boosting Pump, Hybrid Current Sense Amplifier, and Dual-Referenced Adjustment Scheme for Temperature Sensor”, IEEE Journal of Solid-State Circuit , Vol. 38, No. 4, pp.631-640, April 2003
[24] J-P. Kim, W. Yang, H-Y. Tan, “A Low-Power 256-Mb SDRAM with an On-Chip Thermometer and Biased Reference Line Sensing Scheme”, IEEE Journal of Solid-State Circuit , Vol. 38, No. 2, pp.329-337, Feb 2003
[25] J-H. Ahn, “Adaptive Self Refresh Scheme for Battery Operated High-Density Mobile DRAM Applications”, IEEE 07803-9735-5/06, pp. 319-322, 2006
[26] V-G. Moshnyaga, H. Vo, G. Reinman, M. Potkonjak, “Reducing Energy of DRAM/Flash Memory System by OS-controlled Data Refresh”, IEEE 1-4244-0921-7/07, pp. 2108-2111, 2007
[27] W-R. Liou, P. Roblin, “High Frequency Simulation of Resonant Tunneling Diodes”, IEEE Transactions on ELECTRON DEVICES, Vol. 41, No. 7, July 1994
[28] D. Akinwande, H-S. Philip Wong, “A Composite Circuit Model for NDR Devices in Random Access Memory Cells”, IEEE Transactions on ELECTRON DEVICES, Vol. 54, No. 4, April 2007
[29] J. P. A. Van Der Wagt, “Tunneling Based S-RAM”, Proceeding of the IEEE, Vol. 87, No. 4, pp. 571-595, April 1999
[30] J. Berg, S. Bengtsson, P. Lundgren, “Analysis of the use of Molecular Resonant Tunneling Diode for Local Refresh of Dynamic Random Access Memory Cellss”, Mat. Res. Soc. Symp. Proc. Vol. 679E @ 2001 Materials Research Society, 2001
[31] N. Jin, S-Y. Chung, R. Yu, R-M. Heyns, P-R. Berger, P-E. Thompson, “The Effect of Spacer Thicknesses on Si-Based Resonant Interband Tunneling Diode Performance and Their Application to Low-Power Tunneling Diode SRAM Circuits”, IEEE Transactions On Electron Devices, Vol. 53 No.9, pp. 2243-2249, September 2006
[32] T. Krihata, “An 800-MHz Embedded DRAM With Concurrent Refresh Mode”, IEEE Journals of Solid State Circuits, Vol. 40 No.6, pp. 1377-1387, June 2005
[33] S. Hong, S. Kim, J-K. Wee, S. Lee, “Low-Voltage DRAM Sensing Scheme With Offset-Cancellation Sense Amplifier”, IEEE Journals of Solid State Circuits, Vol. 37 No.10, pp. 1356-1360, October 2002
[34] G. Harutunyan, V. A. Vardanian, Y. Zorian, “Minimal March Tests for Dynamic Faults in Random Access Memories”, Proceeding of the Eleventh IEEE European Test Symposium(ETS'06), 2006
۲۲:۲۳ | 
